Reconfigurable circuits now have a capacity that allows them to be used as floating-point accelerators. They offer massive parallelism, but also the opportunity to design optimised floating-point hardware operators not available in microprocessors. Multiplication by a constant is an important example of such an operator. This article presents an architecture generator for the correctly rounded multiplication of a floating-point number by a constant. This constant can be a floating-point value, but also an arbitrary irrational number. The multiplication of the significands is an instance of the well-studied problem of constant integer multiplication, for which improvement to existing algorithms are also proposed and evaluated.
Introduction
FPGAs (for field-programmable gate arrays) are highdensity VLSI chips which can be programmed to efficiently emulate arbitrary logic circuits. Where a microprocessor is programmed at the granularity of instructions operating on 32 or 64-bit data words, FPGAs are programmed at the bit and register level. This finer grain comes at a cost: a circuit implemented in an FPGA is typically ten times slower than the same circuit implemented as an ASIC (applicationspecific integrated circuit). Despite this intrinsic performance gap between FPGAs and ASIC, the former are often used as a replacement of the latter for applications which don't justify the non-recurring costs of an ASIC, or which have to adapt to evolving standards.
FPGAs have also been used as configurable accelerators in computing systems. They typically excel in computations which exhibit massive parallelism and require operations absent from the processor's instruction set. * This work was partly supported by the XtremeData university programme, the ANR EVAFlo project and the Egide Brâncuşi programme 14914RL.
The FloPoCo project 1 is an open-source C++ framework for the implementation of such non-standard operations, with a focus on floating-point [4] . This article is a survey of the issue of multiplication by a constant in this context.
State of the art and contributions
Multiplication by a constant is a pervasive operation. It often occurs in scientific computing codes, and is at the core of many signal-processing filters. It is also useful to build larger operators: previously published architectures for exponential, logarithm and trigonometric functions [8, 7] all involve multiplication by a constant. A single unoptimised multiplication by 4/π may account for about one third the area of a dual sine/cosine operator [7] .
The present article essentially reconciles two research directions that were so far treated separately: on the one side, the optimisation of multiplication by an integer constant, addressed in Section 2, and on the other side the issue of correct rounding of multiplication or division by an arbitrary precision constant, addressed in Section 4.
Integer constant multiplication has been well studied, with many good heuristics published [3, 6, 13, 5, 1, 15] . Its theoretical complexity is still an open question: it was only recently proven sub-linear, although using an approach which is useless in practice [9, 15] . Our contribution in this domain is essentially a refinement of the objective function: where all previous works to our knowledge try to minimise the number of additions, we remark that these additions, measured in terms of full adder cells, have different sizes (up to a factor 4 for the large multiplier by 4/π of [7] ), hence variable cost in reconfigurable logic. Trying to minimise the number of full adders, and looking for low-latency and easy to pipeline architectures, we suggest a surprisingly simple algorithm that, for constants up to 64 bits, outperforms the best known algorithms in terms of FPGA area usage and latency. Boullis and Tisserand [1] also tried to minimise adder size, but as a post-processing step, after an algorithm minimising the number of additions. Section 3 describes a multiplier by a floating-point constant of arbitrary size. The architecture is a straightforward specialisation of the usual floating-point multiplier. It is actually slightly simpler, because the normalisation of the result can be removed from the critical path.
Finally, Section 4 deals with the correct rounding of the multiplication by an arbitrary real constant. Previous work on the subject [2] has shown that this correct rounding requires a floating-point approximation of the constant whose typical size is twice the mantissa size of the input. This size actually depends on the real constant, and may be computed using a simple continued fractions algorithm. The other contribution of [2] is the proof of an algorithm which consists of two dependent fused-multiply-and-add operations. In the FPGA, the implementation will be much simpler, since it will suffice to instantiate a large enough FP constant multiplier. Of course, a multiplier by an arbitrary constant is also capable of computing the division by an arbitrary constant [14] .
All these architectures are implemented in the FloPoCo framework.
Multiplication by an integer constant
Several recent papers [1, 9, 15] will provide the interested reader with a state of the art on this subject. Specific to FPGAs, the KCM algorithm [3] is also of interest, but it has been shown to always lead to larger architectures [5] .
Let C be a positive integer constant, written in binary on k bits:
Let X a p-bit integer. The product is written CX = k i=0 2 i c i X, and by only considering the non-zero c i , it is expressed as a sum of 2 i X. For instance, 17X = X + 2 4 X. In the following, we will note this using the shift operator < <, which has higher priority than + and −. For instance 17X = X + X< <4.
If we allow the digits of the constant to be negative (c i ∈ {−1, 0, 1}) we obtain a redundant representation, for instance 15 = 01111 = 10001 (16 − 1 written in signed binary). Among the representations of a given constant C, we may pick up one that minimises the number of nonzero bits, hence of additions/subtractions. The well-known canonical signed digits recoding (or CSD, also called Booth recoding [10] ) guarantees that at most k/2 bits are non-zero, and in average k/3.
Parenthesing and architectures
The CSD recoding of a constant may be translated into a rectangular architecture [5] , an example of which is given by Figure 1 . This architecture corresponds to the following parenthesing: 221X = X< <8+(−X< <5+(−X< <2+X)). We introduce in this article a binary tree adder structure, constructed out of the CSD recoding of the constant as follows: non-zero bits are first grouped by 2, then by 4, etc. For instance, 221X = (X< <8 − X< <5) + (−X< <2 + X). A larger example is shown on Figure 2 . This new parenthesing reduces the critical path: for k non-zero bits, it is now of log 2 k additions instead of k in the linear architecture of Figure 1 .
Besides, shifts may also be reparenthesised: 221X = (X < < 3 − X) < < 5 + (−X < < 2 + X). After doing this, the leaves of the tree are now multiplications by small constants: 3X, 5X, 7X, 9X... Such a smaller multiple will appear many times in a larger constant, but it may be computed only once: thus the tree is now a DAG (direct acyclic graph), and the number of additions is reduced.
Going from a tree to a DAG saves adders. Lefèvre [13] has generalised this idea to an algorithm that minimises the number of adders: it looks for maximal repeating bit patterns in the CSD representation, and generates them recursively. Lefèvre observed that the number of additions, on randomly generated constants of k bits, grows as 
Here is an example of the sequence produced for the same constant 1768559438007110. This example was obtained thanks to the program rigo.c 2 written by Rigo and Lefèvre.
1: u0 = x 2: u3 = u0< < 19 + u0 3: u3 = u3< < 20 4: u3 = u3< < 4 + u3 5: u7 = u0< < 14 -u0 6: u6 = u7< < 6 + u0 7: u5 = u6< < 10 + u0 8: u1 = u5< < 16 9: u1 = u1 + u3 10: u7 = u0< < 21 -u0 11: u6 = u7< < 18 + u0 12: u5 = u6< < 4 -u0 13: u2 = u5< < 5 + u0 14: u2 = u2< < 1 15: u2 = u2< < 2 -u2 16: u1 = u1 + u2
This code translates to a much more compact DAG than the one presented on Figure 2 , because it looks for patterns in the full constant instead of just exploiting them when they accidentally appear, mostly at the leaves in our binary tree.
Still, Lefèvre's method may produce suboptimal results in our context. Firstly, it doesn't try to balance the DAG to minimise the latency. Secondly, it only minimises the number of additions, but not their actual hardware cost, which depends on their size. Let us now formalise this last issue.
DAG definition and cost analysis
Each intermediate variable in a DAG holds the result of the multiplication of X by an intermediate constant.
To make things clearer, let us name an intermediate variable after this constant, for instance, V 255 holds 255X, and
In the Rigo/Lefèvre code, each of these intermediate multiples is positive, and subtraction is allowed. Cost analysis is slightly simpler if we allow negative intermediate constants, but no subtraction. We then need unary negation to build negative constants. To minimise the use of negation, which has the same cost as addition on an FPGA, one may always transform a DAG into one with only one negation computing V −1 = −X.
To sum up, a DAG is built out of the following primitives:
Each variable is a single assignment one, and it is possible to associate to it
• |V z |, the maximal size in bits of the result it holds,
• cost(V z ), the number of full adder involved.
2 http://www.vinc17.org/research/mulbyconst/ Other cost functions are possible (e.g. delay). A DAG construction algorithm will maintain a list of the already computed variables, indexed by the constants.
The size |V z | is more or less the sum of the size of z and the size of X. If z ≥ 0 then |V z | = |X| + log 2 (z − 1) , where the −1 accounts for powers of 2. If z < 0 then |z| = 1 + |X| + log 2 (−z − 1) : one has to budget an additional sign bit for sign extension. This bit will actually be useful only for multiplying by X = 0, whose multiplication by a negative constant is nevertheless nonnegative. This detail is worth mentioning as it illustrates the asymmetry between negative constants and positive ones.
Computing the costs is easy once the |V z | have been computed:
• cost(V z ← V i < <s) = 0. This is wiring only.
• cost(V z ← −V i ) = |V z |. Again, it is probably best to use this primitive only to compute V −1 = −X.
•
The lower bits of the result are those of V j , so the actual addition is on |V z | − s bits only 3 .
This cost function describes relatively acurately the cost of a combinatorial constant multiplier. It has to be extended to the case of pipelined multipliers: one has to add the overhead of the registers, essentially for the lower bits since a registered adder has the same cost as a combinatorial one in FPGAs. In principle, one pipeline stage may contain several DAG levels, at least for the lower levels.
Implementation and results
FloPoCo implements this DAG structure and cost analysis. It outputs VHDL for any DAG, but currently builds only the simple DAGs illustrated by Figure 1 and Figure 2 , both in time linear with k (instantly in practice). Interested readers are invited to try it out.
Synthesis results are given in Table 1 . These are FP multipliers, but their area and delay are largely dominated by the significand multiplication. For comparison, two sequences produced by rigo.c, for the significands of π/2 × 2 50 and π/2 × 2 107 , were hand-translated into FloPoCo DAGs. For the 50-bit constant, although the number of additions is smaller, the final area is larger, as many of these additions are very large. This justifies the introduction of a new cost function, and illustrates that our binary DAG approach provides very good implementations for constants up to 64 bits. This should content a vast majority of applications.
Still, for the 107-bit constant, the final area is smaller, which tends to show that the asymptotic cost of Lefèvre's approach is better than that of our binary DAG, which remain mostly linear. More work is needed to adapt Lefèvre's approach to our cost function.
Multiplication by a floating-point constant
For the needs of this article, an FP number is written (−1) s · 2 E · 1.F where 1.F ∈ [1, 2) is a significand and E is a signed exponent. We shall note w E and w F the respective sizes of E and F , and F(w E , w F ) the set of FP numbers in a format defined by (w E , w F ). We want to allow for different values of w E and w F for the input X and the output R:
In all the following, the real value of the constant will be noted C, possibly an irrational number, and we define
the unique floating-point 4 representation of C such that 1.F C ∈ [1, 2). Here F C may have an infinite binary representation. We note C k the approximation of C rounded to the nearest on w F C = k fraction bits:
Finally, we also define the real number
We now describe a multiplier that computes the correct rounding R k of C k × X. Then, Section 4 will compute the minimal k ensuring that ∀X ∈ F(w E X , w F X ), R k is the correct rounding of C × X.
Of course, if C is already a p-bit-significand FP number, it will be k = p.
The architecture given by Figure 3 , and implemented as the FPConstMult class in FloPoCo, is essentially a simplification of the standard FP multiplier. The main modification is that rounding is simpler. In the standard multiplier, the product of two significands, each in [1, 2) , belongs to [1, 4) . Its normalisation and rounding is decided by looking at the product. In a constant multiplier, it is possible to predict if the result will be larger or smaller than 2 just by comparing F X with F cut -in practice, with F cut truncated to w F X bits. This is also slightly faster, as the rounding decision is moved off the critical path.
Exponent computation consists in adding the constant exponent, possibly augmented by 1 if F X > F cut . Sign computation is also straightforward. Exceptional case handling is also slighly simpler. For instance, if the constant has a negative exponent, one knows that an overflow will never occur. Likewise, if it is positive or zero, underflow (flush to zero) cannot happen. This section proposes a method for computing the minimal value of k = w F C allowing for correct rounding (noted •) of the product of any input X by C. First, for a given k, we show how to build a predicate telling if there exist values of X such that R k = •(C k X) = •(CX). This allows us to look for the minimal k verifying this predicate, knowing that it is expected to be close to 2w F X [2].
Looking for
The FP multiplier guarantees the correct rounding of the result of the multiplication by C k , that is to say,
in which "ulp(t)" (unit in the last place) is the weight of the least significant bit of t.
FloPoCo linear (Fig. 1) FloPoCo binary DAG (Fig. 2 Figure 4 . If CX is at a distance greater than 1/2 ulp of R k , then it is at a distance lesser than 2ε a from the middle of two consecutive FP numbers.
Moreover, C k is also the rounded-to-nearest value of C. Let ε a = |C k − C|, we have
We may assume, without any loss of generality, that X and C belong to [1, 2), i.e. E X = E C = 0. Then we have
If we can prove that for all X, |R k − CX| ≤ 1 2 ulp (R k ), then R k will always be the closest FP number to CX, which is the required property. As shown in Figure 4 .1, if CX satisfies to (1) and is at a distance greater than 1 2 ulp (R k ) from R k , it is necessarily at a distance lesser than 2ε a from the middle of two consecutive FP numbers. Such a point is a rational number of the form (2A + 1)/(2q), with 2 w F R ≤ A ≤ 2 w F R +1 − 1 and q = 2 w F R +t , where t is equal to 1 if CX has the same exponent as X (if F X ≤ F cut ), and is equal to 0 otherwise. Therefore, to determine if an input X is such that R k is not the correct rounding of CX, one can check first if there exists an approximation to CX by a rational number of the form (2A+1)/(2q), such that |CX −(2A+1)/(2q)| ≤ 2ε a .
The mathematical tool for solving this kind of rational approximation issues is continued fractions [11] . Using them, one can design several methods [2] that make it possible either to guarantee that CX will not be at a distance lesser than 2ε a from the middle of two consecutive FP numbers (hence one can guarantee that the correct rounding of CX is always returned) or to compute all counter-examples, that is to say values of X such that C k X rounded to nearest is not the correct rounding of CX. In the latter case, one can derive from each counter-example the value by which we should increment k in order to get a correct rounding.
A predicate for k
We assume in the sequel that F X < F cut (the case F X > F cut is similar). We then have CX ∈ [1, 2). Let M X be the integer mantissa of X, i.e. M X = 2 w F X X. We search for the integers M X ∈ Z such that
Depending on the relative values of w F R and w F X , we face two situations:
Case where w
We assume in this case that k = w F R +w F X +3. We search for the integers M X ∈ Z such that
w F X +1 and 2 w F R +w F X −k+3 ≤ 1 since we assumed w F R + w F X + 3 = k, we have 2 w F R −k+1 < 1/(2M X ) for all X ∈ [1, 2): we compute the continued fraction expansion of 2 w F R −w F X +1 C that yields all the candidate values X that may possibly satisfy •(CX) = •(C k X). For all such input X, we first check exhaustively if those rounded values actually differ and we collect all such X in a list L. Then, we compute the minimal value
when X ranges the list L of all counter-examples and we set k = max(w F R + w F X + 3, − log 2 (η) + 1). The inequality k ≥ − log 2 (η) + 1 implies k > − log 2 (η) that yields 2ε a ≤ 2 −k < η, which guarantees that all inputs X will satisfy •(CX) = •(C k X).
We assume in this case that k = 2w F X + 2. We search for the integers M X ∈ Z such that
Here, again, we use ε a = |C k − C| ≤ 2 −k−1 to infer
Here again, from the hypothesis 2w F X + 2 ≤ k, we infer 2 w F X −k < 1/(2M X ): the computation of the continued fraction expansion of C provides a complete list of values X candidate for satisfying
We check exhaustively if those rounded values actually differ and we collect again all such X in a list L. Let η be the minimal value of
when X ranges the list L of all counter-examples. We set k = max(w F R + w F X + 3, − log 2 (η) + 1). That value of k will ensure that •(CX) = •(C k X) for all input X.
The price of correct rounding
To sum up, the price of correct rounding, for a multiplication by an irrational constant like π or log 2, will be a typical doubling of the number of bits of the constant used in significand multiplication. As the cost of such a multiplication is sublinear in the constant size [9] , the price of correct rounding should actually be less than this factor 2 in area. The delay overhead will be much smaller, due to the binary tree architecture. This is confirmed by the following table, obtained using the binary DAG approach: 
Conclusion and perspectives
One may argue that multiplication by a constant is too anecdotical to justify so much effort. Yet it illustrates what we believe is the future of floating-point on FPGAs: thanks to their flexibility, they may accomodate non-standard optimised operators, for example a correctly rounded multiplication by an irrational constant. Such non-standard operators cannot be offered as off-the-shelf libraries, they have to be optimised for each application-specific context. This is the object of the FloPoCo project, an open C++ framework for arithmetic operator generation. With this work, FloPoCo builds multipliers by a constant which are both small and fast for constants of usual sizes. However our results suggest that there is still room for improvement. To this purpose, the present article defines a pertinent design space and offers an open implementation of VHDL generation for constant multiplier DAGs. Current work also focusses on extending this framework to automatically pipeline the generated operators.
